

	1
	1
	
1-1	
1-1	
1-	
1-	
1-	
1-	11
1-	1
1-	1
1-	1
1-	1
1-10	1
1-11	
1-1	
1-1	
1-1	
1-1	
1-1	0
1-1	
1-1	
	
	
-1	
-1	
-	0
-	1
-	
-	
-	
-	
-	1
-10	
-11	
-1	
-1	
-1	1
-1	
-1	
-1	
-1	
	0

[2014] 55

- 1.
- 2.
- 3.
- 4.

--

--

		1-1	1	1-1	1-1
		-1	1	-1	-1
		-1	1	-1	-1

1

I/O

C

/

Kei I C

2

1

/ /

Kei I C

MCU

/ /

2

6S (

)

/

3

120

4

20		10	0	
				1
				2
		10		3
				4
			5	

10

5

30

1



2

PCB

E

3

1




2

PCB
E

3

1




2

PCB
E

3

1




2

PCB

E

3

1



2

PCB

E

3

1

K1 8



2



PCB
E

3

1

S1-S16

O-F



2

PCB

E



3

1

P3.2

1

9 0



2

PCB

E

3


1

P3.4

1

P3.4

D1



1

2

PCB

E

3

1

P3.7

1

P3.7



1

2

PCB
E

3

1


1

K1

D1

K2

D2



1

2

PCB

E

3

1


1

K1

K2 K3 K4

K1

" 1"



2

PCB

E

3

1

2



2

PCB

E

3

1

1

P3.6

P3.6



1

2

PCB


E

3

0

1

0.5S 0.5S



2

PCB

E

3

1

K1

D1-D4

K2

D5-D8



2

PCB

E

3

1

/ /

1

/ /

/ /

()

/

1 0

20		10			0	
			1			
		10	2			
			3			

			4	
			5	
30		10		
		5		
		5		
		10		
50		5		
		5	1 2	PCB
		10		
		15	1 2 3	
		15		

5

18

1



2

3

1



2

3

1



2

3

1



2

3

1



2



3

1

1	VBAT	VDD	64
2	PC13/ANT1	VSS	63
3	PC14/OSC32	PB9/TIM4_CH4/SDIO_D5	62
4	PC15/OSC32	PB8/TIM4_CH3/SDIO_D4	61
5	PD0/OSCIN	PA7/I2C1_SCL/TIM4_CH2	60
6	PD1/OSCOUT	PA6/I2C1_SDA/TIM4_CH1	59
7	NRES*	PB6/I2C1_SCL/TIM4_CH1	58
8	PC0/ADC10	PB5/I2C1_SMBA/SPI3_MOSI/I2S3_SD	57
9	PC1/ADC11	PB4/JNTRST/SPI3_MISO	56
10	PC2/ADC12	PB3/JTDO/SPI3_SCK/I2S3_CK	55
11	PC3/ADC13	PC2/U5_RX/TIM3_ETR/SDIO_CMD	54
12	VSSA	PC12/U5_TX/SDIO_CK	53
13	VDDA	PC11/U4_RX/SDIO_D3	52
14	PA0/WKUP/ADC0/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR	PC10/U4_TX/SDIO_D2	51
15	PA1/ADC1/TIM2_CH2/TIM5_CH2	PA15/JTDI/SPI3_NSS/I2S3_WS	50
16	PA2/U2_TX/ADC2/TIM2_CH3/TIM5_CH3	PA14/JTCK/SWCLK	49
17	PA3/U2_RX/ADC3/TIM2_CH4/TIM5_CH4	VDD	48
18	PA4	VDD	47
19	PA5	VDD	46
20	PA6	VDD	45
21	PA7	VDD	44
22	PA8	VDD	43
23	PA9	VDD	42
24	PA10	VDD	41
25	PA11	VDD	40
26	PA12	VDD	39
27	PA13	VDD	38
28	PA14	VDD	37
29	PA15	VDD	36
30	PA16	VDD	35
31	PA17	VDD	34
32	PA18	VDD	33
33	PA19	VDD	32
34	PA20	VDD	31
35	PA21	VDD	30
36	PA22	VDD	29
37	PA23	VDD	28
38	PA24	VDD	27
39	PA25	VDD	26
40	PA26	VDD	25
41	PA27	VDD	24
42	PA28	VDD	23
43	PA29	VDD	22
44	PA30	VDD	21
45	PA31	VDD	20
46	PA32	VDD	19
47	PA33	VDD	18
48	PA34	VDD	17
49	PA35	VDD	16
50	PA36	VDD	15
51	PA37	VDD	14
52	PA38	VDD	13
53	PA39	VDD	12
54	PA40	VDD	11
55	PA41	VDD	10
56	PA42	VDD	9
57	PA43	VDD	8
58	PA44	VDD	7
59	PA45	VDD	6
60	PA46	VDD	5
61	PA47	VDD	4
62	PA48	VDD	3
63	PA49	VDD	2
64	PA50	VDD	1

2

3

1



2

3

1


1	VBAT	VDD	64
2	PC13/ANT1	VSS	63
3	PC14/OSC32	PB9/TIM4_CH4/SDIO_D5	62
4	PC15/OSC32	PB8/TIM4_CH3/SDIO_D4	61
5	PD0/OSCIN	DD1/OSCOUT	60
6	DD1/OSCOUT	DD7/I2C1_SDA/LVA/TIM4_CH2	59
7	NRS*	PB6/I2C1_SCL/TIM4_CH1	58
8	PC0/ADC10	PB5/I2C1_SMBA/SPI3_MOSI/I2S3_SD	57
9	PC1/ADC11	PB4/JNTRST/SPI3_MISO	56
10	PC2/ADC12	PB3/JTDO/SPI3_SCK/I2S3_CK	55
11	PC3/ADC13	PC2/U5_RX/TIM3_ETR/SDIO_CMD	54
12	VSSA	PC12/U5_TX/SDIO_CK	53
13	VDDA	PC11/U4_RX/SDIO_D3	52
14	PA0/WKUP/ADC0-TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR	PC10/U4_TX/SDIO_D2	51
15	PA1/ADC11-TIM2_CH2-TIM5_CH2	PA15/JTDI/SPI3_NSS/I2S3_WS	50
16	PA2/U2_TX/ADC2-TIM2_CH3-TIM5_CH3	PA14/JTCK/SWCLK	49
17	PA3/U2_RX/ADC3-TIM2_CH4-TIM5_CH4	VDD	48
18	PA4	VDD	47
19	PA5	VDD	46
20	PA6	VDD	45
21	PA7	VDD	44
22	PA8	VDD	43
23	PA9	VDD	42
24	PA10	VDD	41
25	PA11	VDD	40
26	PA12	VDD	39
27	PA13	VDD	38
28	PA14	VDD	37
29	PA15	VDD	36
30	PC4	VDD	35
31	PC5	VDD	34
32	PC6	VDD	33
33	PC7	VDD	32
34	PC8	VDD	31
35	PC9	VDD	30
36	PC10	VDD	29
37	PC11	VDD	28
38	PC12	VDD	27
39	PC13	VDD	26
40	PC14	VDD	25
41	PC15	VDD	24
42	PD1	VDD	23
43	PD2	VDD	22
44	PD3	VDD	21
45	PD4	VDD	20
46	PD5	VDD	19
47	PD6	VDD	18
48	PD7	VDD	17
49	PD8	VDD	16
50	PD9	VDD	15
51	PD10	VDD	14
52	PD11	VDD	13
53	PD12	VDD	12
54	PD13	VDD	11
55	PD14	VDD	10
56	PD15	VDD	9
57	PE1	VDD	8
58	PE2	VDD	7
59	PE3	VDD	6
60	PE4	VDD	5
61	PE5	VDD	4
62	PE6	VDD	3
63	PE7	VDD	2
64	PE8	VDD	1

2

3



1




2


3

-

1



2



3

-

1

2

1





2

3

-

1





2

3

-

1



2

3

-



2

3

-

1



2

3




2

3

-

1



2

3

-

1

1

/ /

.0

/ /

()

/

1 0

20		10			0	
			6			
			7			
		10	8			
			9			

			10	
30				
		10		
		10		
50				
		10		


5

18

1
2

20sp

RGB #FF0000



3 :

2
1




3 :

1

2

1

2



3

:

TextView

2

1



3

1

2



3

2

1

2



3

1

1 1 1 1

2

1

2

1 1 1 1



3

1

2

1



3

1

2

1

2



3

1

2

1

2




3

1

2

1



3

1

LED

2

1

2

3

TextView LED



3

1

LED

2

1

2

3

TextView LED



3

1

LED


2

1

2

3

TextView LED



3

1

LED

2

1

2

3

4

TextVi ew



3

1

LED

2

1


2

3

4

ImageView

30dp*30dp



3

1

2

1

2



3

1

2

1

2



3